Thread: issue
View Single Post
  #1 (permalink)  
Old 09-13-2006, 08:24 PM
Posts: n/a
Default issue

hi guys

I am new yo verilog. i have an issue on assigning a register in
different always block. If I dont do it its making my design more

always @(Test_clk)
if (Test_clk & ipconfig)
if (shiftreg_dr[34:32] == `ADDR_BASE)
base_addr_reg = shiftreg_dr[31:0];

In the above always block I am assigning my initial address to the
base_addr_reg. According to my design, after many clock cycles I will
be in the fill mode.
In the fill mode if my transaction is complete, I increment my address
to invoke my next transaction.

always @(bus_done, fill)
if (fill & bus_done)
base_addr_reg = base_addr_reg + 1;
bus_address = base_addr_reg;

My question is can I increment the base_addr_reg in the second always
block instead of the first where is gets initialized? The "fill" &
"ipconfig" mode doesnot take place at the same time.So is it

Thanks for your reply in advance.


Reply With Quote