View Single Post
  #3 (permalink)  
Old 05-15-2006, 07:21 PM
Jeremy Ralph
Guest
 
Posts: n/a
Default Re: Read a reg value from the outer module without declaring port

Ooops... this is the comp.lang.verilog not comp.lang.vhdl as my
previous message assumed.

Verilog does allow you to access internals using 'hierarchical
referencing'. For example:

always @(topmodule.innermodule.regname)
$display("reg value is %0d", topmodule.innermodule.regname);

Reply With Quote