View Single Post
  #2 (permalink)  
Old 05-15-2006, 08:47 AM
Guest
 
Posts: n/a
Default Re: Pointer in Verilog

I do not think this is ever possible with Verilog-2001, as it doesn't
have any pointer variable.

Joe
LogicSim - Your Personal Verilog Simulator
http://www.logicsim.com

anand wrote:
> This has been asked in an interview.
> How does one declare and use a pointer variable in Verilog HDL?
> Example would be helpful!


Reply With Quote