View Single Post
  #2 (permalink)  
Old 05-04-2005, 07:35 AM
Posts: n/a
Default Re: Stating Timing Analysis - Timing-Critical Paths & False Paths

every clock domain crossing is a false path, hence it is determined by
the designers prior to synthesis to avoid the synthesis tool from
taking those regions into consideration for optimization. STA might
also reveal some false paths missed upfront during synthesis.

Reply With Quote