View Single Post
  #1 (permalink)  
Old 07-20-2003, 11:31 AM
Petter Gustad
Posts: n/a
Default Verilog based PCB design flow?

Are there any PCB design packages which let you do your PCB layout
using a Verilog netlist as source?

In most PCB CAD programs you'll have to draw a schematics and draw
symbols for each part. I would like to use a Verilog (or even EDIF)
netlist as a base for the PCB layout work. Of course the physical
parameters for each part has to be specified and mapped to their
respective instances in the verilog netlist.

A: Because it messes up the order in which people normally read text.
Q: Why is top-posting such a bad thing?
A: Top-posting.
Q: What is the most annoying thing on usenet and in e-mail?
Reply With Quote