FPGA Whitepapers/ CPLD Whitepapers

WP106 - The Spartan-II Family — The Complete Package

Whitepaper By: 
Xilinx

The Spartanâ„¢-II Family, Combined with a Vast Soft IP Portfolio is the First Programmable Logic Solution to Effectively Penetrate the ASSP marketplace.

WP107 - Inverse Multiplexing for ATM (IMA) Solutions with Spartan-II

Whitepaper By: 
Xilinx

Aggressive Process technology adoption has allowed PLDs to obtain more die per wafer, provide more logic, offer increased performance, and accommodate the various ASIC-like features required to allow

WP108 - CoolRunner XPLA3 Clocking Options

Whitepaper By: 
Xilinx

For today’s complex systems, designers often require multiple clocking options from their CPLDs. This document describes how the CoolRunner XPLA3 CPLDs address this need.

WP264 - Using CoolRunner-II CPLDs in Digital Video Applications

Whitepaper By: 
Xilinx

Everywhere one turns in the world today there are screens providing us with critical information.

WP122 - Using the CoolRunner XPLA3 Timing Model

Whitepaper By: 
Xilinx

All CoolRunner XPLA3 CPLDs have a uniform architecture and an identical timing model, making them very easy to use and understand.

WP273 - Performance + Time = Memory (Cost Saving with 3-D Design)

Whitepaper By: 
Xilinx

""Performance + Time = Memory"" is a strange formula, but when understood, it can often result in significantly lower cost implementations with Xilinx devices.

WP129 - Introducing Xilinx and Programmable Logic Solutions for Home Networking

Whitepaper By: 
Xilinx

Xilinx has been successful in the communications and networking markets because of the dynamics in these markets.

WP171 - CoolRunner-II RealDigital Technology

Whitepaper By: 
Xilinx

This white paper provides an overview of the RealDigital technology used in Xilinx CoolRunnerâ„¢-II CPLDs.

WP202 - The Advantages of Migrating from Discrete 7400 Logic Devices to CPLDs

Whitepaper By: 
Xilinx

How often do you hear that the typical PC system is more powerful than the supercomputer of only two decades ago?

WP319 - Jitter: Variations in the Significant Instants of a Clock or Data Signal (

Whitepaper By: 
Xilinx

Jitter is a significant factor in the design of communications links. This white paper examines the causes of jitter and discusses some techniques of measuring jitter.

Facebook  Twitter  Linkedin  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook