This web seminar will describe design techniques to overcome challenges of a high-speed serial interface. This includes an effective approach to analyze and debug a multi-gigabit serial link with Xilinx ChipScope Pro Serial IO Toolkit to achieve a working design.
Webcast attendees will learn:
* Factors that affect the Bit Error Rate of a serial link
* Bit Error Ratio Testing (BERT) & minimizing BER
* Innovative FPGA & Software technologies for effective link analysis