Platinum Sponsor
Featured Article
ESC - Embedded System Conference - Silicon Valley, CA
Apr 26 2010 8:00 amApr 29 2010 6:00 pmWhere:The San Jose McEnery Convention Center, San Jose, CAESC is the fastest-growing embedded event in the world, with events happening year-round in locations as Silicon Valley, Boston, India, the UK and France.
FPGA Poll & Survey
Planet FPGA - All FPGA blogs at one place
Tutorial
FPGA Webcasts
Low Power Architecture Exploration for ASIC Algorithm Implementation
March 8, 2010 - 4:12pm — fcWith today's advanced low power design requirements it is becoming more and more critical to have proper insight into power consumption early in the design flow.
Achieving Predictable Success in FPGA Design
March 8, 2010 - 4:08pm — fcIn this concise series of three technical webinars presented by the Synplicity Business Group (SBG) you can learn how FPGA Design can be made more productive and predictable.
The Big Design Squeeze: How to get faster design turns in FPGA-based designs
March 4, 2010 - 5:30pm — fcWhether you are using FPGAs to verify your ASIC or as a final implementation platform, this webinar will illustrate techniques to help you speed up your synthesis iterations by a factor of 2 vs.
Video Demo: Using SATA for SOC Solutions on 40-nm Transceiver FPGAs
March 4, 2010 - 4:57pm — fcWith applications needing to store more data for longer periods of time, SATA provides an efficient, cost-effective storage interface.
Innovating with a Full Spectrum of 40-nm FPGAs and ASICs with Transceivers
March 27, 2009 - 9:50pm — fcDo you see an increased need for high-speed transceivers, higher data rates and bandwidth? Are you being asked to do more with less?
Webcast: Introducing Altera's Full Spectrum 40-nm Transceiver Portfolio
February 12, 2009 - 4:09pm — fcTransceivers have become a key component in digital systems.
Ultralow Noise DC/DC uModule regulators for powering Xilinx RocketIO and SERDES applications LabCam
February 10, 2009 - 12:02am — fcOverview of Linear Technology's tested and proven Ultralow Noise DC/DC uModuleâ„¢ regulators for powering Xilinx RocketIOâ„¢ and SERDES applications LabCam.
Low Power Design With Xilinx and Linear Technology - Chalk Talk
February 9, 2009 - 1:31pm — fcLow Power Design With Xilinx and Linear Technology.
Reduce Design Time with Easy-to-Use FPGAs with Transceivers
February 5, 2009 - 11:17pm — fcArria® II GX FPGAs can help you meet the challenges of multiple design environments, limited design resources, time-to-market constraints, and strict power budgets for applications requiring 3G trans
Enabling 40G/100G Solutions Using FPGAs with 11.3-Gbps Transceivers
February 5, 2009 - 11:05pm — fcThe carrier market is undergoing a massive upgrade in capacity to meet customer demands and expectations in today's interactive electronic media-rich environment.
Upcoming FPGA Events
- Accelerating Custom IC Layout with IC Station - San Jose, CA(Event or Conferences)(4 days)
- RocketLaunch webinar(Webcast)(6 days)
- How Physical Implementation realizes Power Intent Web Seminar(Webcast)(11 days)
- U2U - User 2 User conference - Santa Clara, CA(Event or Conferences)(18 days)
- RocketLaunch webinar(Webcast)(25 days)
Copyright 2008 @ FPGA Central. All rights reserved.
FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location.
Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Centeral, Programmable logic, LUT, VLSI, SoC, Journal
Terms Of Use | Privacy Policy | About Us | Add to Site | Advertise with Us | Blog | Feedback | Powered By Lamingo Creator of eLagaan
  