Home
World's Largest FPGA/CPLD Portal

software-defined radio (SDR)

Imec implements multi-mode digital TV receiver on reconfigurable processor with record area efficiency

Leuven (Belgium) – October 10, 2011 – Imec developed a reconfigurable receiver for highly diversified digital video broadcasting standards (DVB-T, ISDB-T and ATSC). The receiver is realized using algorithm-architecture co-optimization of imec’s reconfigurable processor ADRES. The solution combines better area efficiency than reference dedicated ASICs with state-of-the-art performance.

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook