World's Largest FPGA/CPLD Portal

<a href='http://d1.openx.org/ck.php?n=a6ebcbbf&cb=INSERT_RANDOM_NUMBER_HERE' target='_blank'><img src='http://d1.openx.org/avw.php?zoneid=229969&cb=INSERT_RANDOM_NUMBER_HERE&n=a6ebcbbf' border='0' alt=''/></a>

Resources
- Stay Updated
Products & Tools
- Stay Informed
Community
- Stay Connected
Learning Central
- Get involved

Submit Content
Advertise
Login
Register

FPGA Poll & Survey

What is your preferred platform for FPGA Design Flow ?

Windows

54% (1761 votes)

Linux

37% (1220 votes)

Solaris

1% (47 votes)

Mixed

3% (84 votes)

Other

1% (44 votes)

No preference

4% (122 votes)

Total votes: 3278

Login or register to post comments

Which Synplicity Synthesis tool do you use?

Synplify

Synplify Pro

Synplify Premier or Amplify

Synplify DSP

Other Synplicity Tool

None of the Synplicity Tool

Login or register to post comments

What OnChip Embedded Logic Analyzer do you use?

ChipScope Pro - Xilinx

SignalTap / SignalTap II / SignalProbe - Altera

Reveal ispLEVER - Lattice

Silicon Explorer II - Actel

Identify/ Identify Pro - Synplicity

I use something else

I don't use Internal Logic Analyzer

Login or register to post comments

Which field do you use Design Services the most

Architecture

Device Selection & Pinout

Front End Design (RTL & Synthesis)

Design Verification (DV)

Validation & Lab Bringup

PAR & Timing Closure

Login or register to post comments

Do you utilize design services for FPGAs

Yes for Every Design

Occasionally

Rarely

No

Login or register to post comments

What is your preferred source for getting FPGA IP's?

Write your own IP

FPGA Device vendor IP

3rd party vendor thru FPGA Device Vendor

Independent 3rd party IP

Don't use IP

Login or register to post comments

Do you use Processor in your current Design ?

Yes - Soft Processor

Yes - Hard Processor

Yes - Both Hard & Soft Processor

Using External Processor

No

Login or register to post comments

How long was your last FPGA Design Cycle?

0 to 6 months

6 to 12 months

12 to 18 months

18 to 24 month

Over 24 months

Login or register to post comments

What is your choice of FPGA Synthesis tool?

Synplify by Synplicity

Leonardo-Spectrum/ Precision RTL by Mentor

DC FPGA - Synopsys

XST by Xilinx

Quartus by Altera

Other

Login or register to post comments

Who is your Primary FPGA Device Vendor?

Xilinx

Altera

Lattice

Actel

Other

None

1
2
next ›
last »

<a href='http://d1.openx.org/ck.php?n=a00999d5&cb=INSERT_RANDOM_NUMBER_HERE' target='_blank'><img src='http://d1.openx.org/avw.php?zoneid=239043&cb=INSERT_RANDOM_NUMBER_HERE&n=a00999d5' border='0' alt=''/></a>

Check out FPGA related videos

See video

Find Us On Facebook

News
More News

GSA REPORTS A RESURGENCE OF SEMICONDUCTOR IPO ACTIVITY IN NOVEMBER
STUDY RELEASED ON IC FOUNDRY MARKET GROWTH, CAPACITY TRENDS, AND WAFER & MASK SET PRICING
Symtavision to showcase new versions of SymTA/S and TraceAnalyzer at Embedded World 2012
EMA Automates the Creation and Setup of OrCAD Capture CIS Component Databases
Libelium announces e-Learning Platform for ZigBee sensor networks

GSA REPORTS A RESURGENCE OF SEMICONDUCTOR IPO ACTIVITY IN NOVEMBER
STUDY RELEASED ON IC FOUNDRY MARKET GROWTH, CAPACITY TRENDS, AND WAFER & MASK SET PRICING
Symtavision to showcase new versions of SymTA/S and TraceAnalyzer at Embedded World 2012
EMA Automates the Creation and Setup of OrCAD Capture CIS Component Databases
Libelium announces e-Learning Platform for ZigBee sensor networks
Movidius and Toshiba Electronics Europe collaborate on high resolution 3D system solution for smartphones
Maxim’s Hi-Speed USB Protectors Deliver Automotive-Grade Protection for Mobile Connectivity
Express Logic Brings High Performance to Cortex-M4 with ThreadX® RTOS and NetX Duo™ TCP/IP Stack
Xilinx Launches First Design Platforms for Accelerating 7 Series FPGA Design Productivity and System Integration
R&S ZNB Network Analyzer from Rohde & Schwarz Uses the SET2DIL Signal Integrity Technique To Validate High-Speed Differential Bus Performance on PCBs

Resources

News & Press Release
Industry Blogs & Articles
Jobs & Career
FPGA Tweets
Stocks
Add to Site

Products & Tools

IP Catalog
Vendor Directory
EDA Tools
Dev Boards & Kits

Community

Knowledge Central
Planet FPGA
Events & Conferences
FPGA Camp
FPGA Seek
Polls & Surveys
Forum
Write here

Learning Central

Webcasts & Webinars
FPGA Tutorial
Videos
White Papers
App Notes
Books
Answers

About

Overview
Team
Newsroom
Advertise with us
Write for us
Work for us
Contact us

FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location. Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Central, Programmable logic, LUT, VLSI, SoC, Journal

Privacy Policy || Terms of Use

Copyright 2011 @ Universal Tech Media Corporation . All rights reserved.

<a href='http://d1.openx.org/ck.php?n=acce9360&cb=INSERT_RANDOM_NUMBER_HERE' target='_blank'><img src='http://d1.openx.org/avw.php?zoneid=230205&cb=INSERT_RANDOM_NUMBER_HERE&n=acce9360' border='0' alt=''/></a>

<a href='http://d1.openx.org/ck.php?n=ace7477b&cb=INSERT_RANDOM_NUMBER_HERE' target='_blank'><img src='http://d1.openx.org/avw.php?zoneid=229968&cb=INSERT_RANDOM_NUMBER_HERE&n=ace7477b' border='0' alt=''/></a>