Planet FPGA

Planet FPGA brings all the FPGA Blogs from around the web under one roof. So instead of visiting multiple blogs/portal to find updates on the blogs, just visit Planet FPGA and see all the updates together. You can visit the original blog post by clicking on the title of the blog post.
Don't see the blog that you author or read here? Submit the blog to us for addition using our contact form.

Hello world with CPLD and FPGA

Distributed Feeds - June 28, 2014 - 6:52am

CPLD and FPGA are different from microcontroller concept. Instead of writing programs here you need to configure hardware. With modern tools and programming languages like VHDL or Verilog things are much easier. Pyroelectro has started a series of tutorials where you will lean the very basics of building your own projects with CPLD and so with FPGA. This one is dedicated to turning LED on and off.

There are a list of courses to come where you will learn more advanced topics that will allow to feel the benefit of using CPLD over microcontrollers.

Categories: Planet FPGA

Intro to FPGA and CPLD: Lesson 1 Live!

Distributed Feeds - June 26, 2014 - 11:35am
Today we’re happy to announce that lesson 1 of our new course: An Introduction To FPGA And CPLD is live. Here’s an overview of the lesson:

"Want to learn about FPGA and CPLD? Please start here! This lesson explains the course content, what expectations you should have and what parts are needed for the course."

This online course is also be available through:
uReddit – P2PU
Categories: Planet FPGA

PyroEDU: An Introduction To FPGA And CPLD (Starts June 26th)

Distributed Feeds - June 23, 2014 - 3:41pm
Thanks to continued support and feedback from all of YOU, we are excited to announce that the 5th course of PyroEDU: An Introduction To FPGA And CPLD will begin this week! Here’s a preview of the course overview:

“This course is meant to create a pathway into learning about FPGA and CPLD electronics, for people who are scared of the code, tools and general trickery that usually comes with it. A hands-on approach is taken in this course through a combination of lecture and experimentation to teach you about the different features of both the development tools and languages used in the world of FPGA. Additionally, visuals are used throughout lectures like step-by-step schematic building and line-by-line code explanations so that everything gets explained.”

This course comes right on the heels of An Introduction To Microcontrollers and as such, it will use knowledge from that course to further expand to the world of programmed logic and hardware. Also, thanks again to all of our kickstarter backers who originally got us started! Read more at the course page at PyroEDU This online course will also be available through:
uReddit – P2PU
Categories: Planet FPGA

e8051 high speed 8051 cores

Distributed Feeds - June 15, 2014 - 6:57am
The e8051 is the fastest available 8051/8052 embedded microcontroller core for ASICs and FPGAs, achieving peak processing speeds of up to 300 Mips in ASICs and up to or above 130 Mips in FPGAs (equivalent to 3.6 GHz/1.5 GHz clock rates in a conventional 8051) e8051 high speed 8051 cores A free evaluation kit download is available for running small test programs at full speed in the user's own
Categories: Planet FPGA

Xilinx CPLD Board Electronic Project

Distributed Feeds - June 5, 2014 - 5:09pm
"Build this single-sided Xilinx CPLD board at home and experiment with CPLDs and hardware description language (HDL). The source files for the project are in open source KiCad format so you can modify the circuit diagram and PCB if needed."
Categories: Planet FPGA

Xilinx UltraScale SelectIO CTLE Demo includes ADS Simulations

Distributed Feeds - May 14, 2014 - 9:22am
Thanks to Romi Mayder and Ravindra Gali for including screen shots of their ADS simulations in this video demo of the continous time linear equalizer (CTLE) in the SelectIO of the UltraScale chip.
Categories: Planet FPGA

FORTH in FPGA-EXP1

Distributed Feeds - May 2, 2014 - 10:36pm

So, study over and I was wondering …

So, the HIVE code sucks up into Quartus 10.1 fine (it appears to have been written for 9.x).

The problem … needs a bigger FPGA chip than our EP2C5T144C8 chip.  I have a board with EP2C8T208C8 coming but, alas that is too small too (there are no EP2C70xxxxx boards on Aliexpress in any event).

Looks like you have to invest in Cyclone III and above.  Not an option at the moment till we spend about 12 months learning the art of FPGA I think.

I have a Mojo board with a Xilinx Spartan 6 on board so I jump onto my Xilinx tools (which I haven’t used yet ;) ) and loaded up J1 and dang thing wouldn’t build so that will need some work – I guess its a good way to learn the environment.  Oddly, it seems to come up in the simulator so it seems to compile fine, just fails layout.

Pretend J1

Pretend J1

So, I might spend a little time with the simulator manual and pour over the model every now and then to work out the tool and check out the cpu that way.

 

Categories: Planet FPGA

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Find Us On Facebook