What is your Core Clock Frequency for current FPGA Design ?

View
Results

Less then 50 MHz

19% (89 votes)

51 - 100 MHz

24% (113 votes)

101 - 150 MHz

21% (101 votes)

151 - 200 MHz

9% (44 votes)

201 - 250 MHz

7% (32 votes)

250 - 300 MHz

6% (29 votes)

300 MHz and above

13% (62 votes)

Total votes: 470

Upcoming FPGA Events

FPGAworld 2010 - Copenhagen(Event or Conferences)(38 days)
FPGAworld'2010 - Munich(Event or Conferences)(42 days)
ESC - Embedded System Conference - Boston, MA(Event or Conferences)(52 days)
ReConFig'10 - 2010 International Conference on ReConFigurable Computing and FPGAs - Cancun, Mexico(Event or Conferences)(129 days)

FPGA Central is a website bringing the FPGA (Field Programable Gate Array), CPLD , PLD, VLSI community together at one central location.
Some Keywords: FGPA, FPGA, EDA Tools, FPGA Design, Centeral, Programmable logic, LUT, VLSI, SoC, Journal

World's 1st FPGA/CPLD Portal

Platinum Sponsor

FPGA Poll & Survey

What is your preferred platform for FPGA Design Flow ?

Planet FPGA - All FPGA blogs at one place

Tutorial

What is your Core Clock Frequency for current FPGA Design ?

Upcoming FPGA Events