Home
World's Largest FPGA/CPLD Portal

FPGA News

Intel Agrees To Serve As Foundry For Altera FPGAs

Intel has agreed to build chips known as FPGAs, or field programmable gate arrays, for Altera, the two companies announced this afternoon. Intel will build the parts on its 14 nm tri-gate transistor technology.

Microchip and Digilent® Add Arduino™ Compatible chipKIT™ uC32™ Development Platform and Wi-Fi® Shield for 32-bit PIC® Microcontrollers

New Tools Available From Newark at Special Engineering-Week Discount; Enable chipKIT and Arduino User Communities to Easily Develop Wireless Applications

Agilent Technologies Launches Versatile Benchtop Boundary Scan Analyzer for Electronic Test

New Analyzer Provides Test Coverage from Prototyping to High-Volume Manufacturing

SANTA CLARA, Calif., Feb. 19, 2013 – Agilent Technologies Inc. (NYSE: A) today announced the launch of the Agilent x1149 boundary scan analyzer.

Xilinx Launches Fully Adaptive Gbps Class Point-to-Point Microwave Modem IP for Backhaul Applications

1024QAM microwave modem IP solution combines fully programmable hardware and API software for next-generation intelligent broadband wireless solutions

Xilinx Demonstrates 10 Leading Applications Showcasing ARM Processor-based Zynq-7000 All Programmable SoCs at Embedded World 2013

NUREMBERG, Germany, Feb. 20, 2013 /PRNewswire/ -- Xilinx, Inc. (NASDAQ: XLNX) today announced that it will demonstrate applications utilizing its Zynq™-7000 All Programmable System-on-Chip (SoC) and its supporting ecosystem at Embedded World 2013 (Nuremberg, Germany, February 26-28, 2013 - Xilinx booth, H1-205).

TI spins motors in minutes with sensorless, brushless DC motor drivers

Integrated motor drivers accelerate product design by eliminating external components and software development

Silicon Labs and Sigfox Collaborate To Unleash The Potential of The Internet Of Things

Mixed-Signal Innovator and Dedicated IoT Cellular Network Operator Pave the Way for Rapid Deployment of M2M and Ultra-Narrowband Connectivity

CEVA Introduces MUST™ Multi-core System Technology, Adds Vector Floating-point Capabilities for CEVA-XC DSP Architecture Framework

Architecture framework further enriched with full support for ARM® AXI4 specification, AMBA 4 ACE cache coherency and a broad range of optimized tightly coupled extensions for wireless applications

ADLINK Launches Latest Smart Panels, SP-7W61 and SP-1061

New Smart Panel series provides high-value cost/performance with a powerful CPU and multiple OS support

Reflex CES Demonstrates SoC FPGA-based System-on-Module at Embedded World 2013; Highlights Prototyping Platform, Recorders, Customizable Rugged Systems

February 26-28, 2013, Nuremberg, Germany

Who:
At Embedded World 2013, Reflex CES, a provider of custom embedded and complex systems, will highlight its System-on-Module (SOM) design expertise with a video, and demonstrate its new FPP25 FPGA prototyping platform, rugged embedded systems, and new high-speed data recorders.

What: Video & Demonstrations at Embedded World

congatec paves way to affordable computing with support for Intel® Celeron® Dual-Core processors

congatec presents COM Express entry module with genuine Intel® Celeron® Dual-Core processors for 3rd Generation Intel Ivy Bridge architecture

Cavium Introduces TurboDPI™ II for OCTEON® Processors – Takes Deep Packet Inspection (DPI) To the Next Level

TurboDPI II Offers Nine Production-Ready DPI Modules Including Inspection, Extraction and Insertion for Enterprise, Cloud, Data Center, 3G/4G/LTE Wireless Equipment Manufacturers

Quick, efficient chip cleans up common flaws in amateur photographs

CAMBRIDGE, Mass. -- Your smartphone snapshots could be instantly converted into professional-looking photographs with just the touch of a button, thanks to a processor chip developed at MIT.

EMA Releases TimingDesigner 9.3 with New Documentation Graphics and a Multi-Diagram Interface

Rochester, NY (February 19, 2013) – EMA Design Automation (ema-eda.com), one of the world’s largest Electronic Design Automation Value Added Resellers (VARs), today announced a new release of its static timing analysis tool, TimingDesigner 9.3, making the customization of diagrams and documentation easier and users more productive.

Wind River Debuts Patent-Pending Packet Acceleration Technology and Real-Time Traffic Analysis for Intelligent Networks

ALAMEDA, Calif. – Feb. 19, 2013 – Wind River®, a world leader in embedded and mobile software, has introduced patent-pending packet acceleration technology and added a data plane software engine for network traffic flow analysis to the Wind River Intelligent Network Platform.

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook