Home
World's Largest FPGA/CPLD Portal

FPGA News

GigaChip™ Alliance Adds Xilinx to its Roster and Launches Website

MoSys and Xilinx to Demonstrate Interoperability at DesignCon 2011

SANTA CLARA, Calif. – January 31, 2011 –MoSys, Inc. (NASDAQ: MOSY), a leading architect of serial chip-to-chip communications solutions that deliver unparalleled bandwidth performance for next generation networking systems and advanced system-on-chip (SoC) designs , today announced that Xilinx, Inc.

Synopsys Galaxy Implementation Platform Addresses Gigascale Design

Latest Release Includes Scalability, Convergence and Throughput for Large IC Implementation on Advanced Node Technology

MOUNTAIN VIEW, Calif., Jan. 31, 2011 /PRNewswire/ -- Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced the 2010.12 release of its Galaxy™ Implementation Platform, delivering new technologies to address the scalability, convergence and throughput needs of "Gigascale" design.

Avago Technologies Premieres New 30-Gbps 28-nm ASIC Embedded SerDes Using LeCroy WaveMaster 8 Zi-A Oscilloscope at DesignCon 2011

LeCroy DesignCon Booth 307 Hosts Live Avago Demonstration

Chestnut Ridge, NY and Santa Clara, CA, January 31, 2011 – LeCroy Corporation announced today that Avago Technologies will use LeCroy’s WaveMaster 8 Zi-A Oscilloscope to demonstrate 30-Gbps performance with its new Serializer/Deserializer (SerDes) core in 28-nm process technology.  The demonstration will take place in the LeCroy booth (#307) at the DesignCon 2011 exhibition in the Santa Clara Convention Center in Santa Clara, California from February 1-2.

Latest Release of Synopsys IC Compiler Delivers Faster Design Closure

New Advances Include Faster Performance, Top-level Closure and DRC Repair

MOUNTAIN VIEW, Calif., Jan. 31, 2011 /PRNewswire/ -- Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced the availability of the latest release of IC Compiler, a key component of the Galaxy™ Implementation Platform. This development caps a year of leading innovations in physical design productivity. For two years in a row, IC Compiler has won an EDN Innovation Award.

Digi-Key Corporation and Midé Technology Sign Worldwide Distribution Agreement

Friday, January 28, 2011 - THIEF RIVER FALLS, Minnesota, USA and Medford, Massachusetts USA – Electronic components distributor Digi-Key Corporation, recognized by design engineers as having the industry's 

Synopsys to Showcase DesignWare IP, FPGA Design, FPGA-Based Prototyping and HSPICE Solutions at DesignCon 2011

SANTA CLARA, Calif., Jan. 28, 2011 /PRNewswire/ -- Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, will showcase its latest DesignWare® DDR PHY Compiler, Synplify® FPGA design tools, HAPS® FPGA-based prototyping platform, and HSPICE® solutions at DesignCon 2011 in Santa Clara, California on February 1-2, 2011. See live demonstrations, speak with our product experts and find out how Synopsys can help you achieve predictable success.

Cortus will present their range of processors for embedded systems at this year’s DesignCon with their partner Avant Technology.

January 28th 2011 - Cortus will present their range of processors for embedded systems at this year’s DesignCon2011 with their partner Avant Technology. The Cortus family of processors for embedded systems offer a complete range of solutions for embedded systems designers. Cortus have processors for designers who need a highly cost effective processor. They also have solutions for designers who need high performance multi-core systems yet have only tiny power and silicon budgets.

Molex Experts Showcase Interconnect Expertise at DesignCon 2011

Company thought-leaders present technical papers and conduct ongoing demonstrations illustrating the latest in high-speed, high-density applications

LISLE, Ill.

Jasper ActiveProp Automates Assertion-Based Verification for SoC Design

MOUNTAIN VIEW, Calif. - Jan. 27, 2011 - Jasper Design Automation today introduced ActiveProp(tm), an innovative new property synthesis tool that helps accelerate the adoption of assertion-based verification, including formal verification as well as simulation.

Accellera Approves New Version of Electronic Design System Modeling Standard

Standard Co-Emulation Modeling Interface (SCE-MI) Improves Model Portability and Performance for Faster Design Verification

NAPA, CA--(Marketwire - 01/27/11) - Accellera, an Electronic Design Automation (EDA) standards organization, announced today that its Board of Directors approved a new version

Mistral announces Curtiss Wright’s First OpenVPX™ Multiprocessing DSP Engine based on Intel® Core™ i7 Processors

Features two quad-core Intel® Core™ i7-2715QE processors and supports Gen2 PCIe-to-sRIO protocol conversion

Bangalore, Thursday, 27th January 2011 – Mistral Solutions Pvt. Ltd., a leading technology design and systems engineering company, today announced the availability of Curtiss Wright’s CHAMP-AV8: its first rugged, high performance OpenVPX DSP engine based on the new quad-core Intel® CoreTM i7-2715QE processor.

Avnet Electronics Marketing Releases the Nano-ITX/Spartan®-6 FPGA Development Kit based on the Intel® Atom™ Processor E640

Global electronic components and embedded solutions distributor Avnet Electronics Marketing, an operating group of Avnet, Inc. (NYSE: AVT), announces the availability of the Nano-ITX/Spartan-6 FPGA Development Kit, based on the Intel® Atom™ E640 Processor and Xilinx Spartan-6 FPGA. The new development kit is priced at $1,695.00 and is available for order now at www.em.avnet.com/spartan6atom.

 

Synopsys' DesignWare DDR PHY Compiler Eases Integration of Memory Interface IP

GUI-Based Tool Enables Designers to Quickly Optimize DDR Memory Interface IP for Specific Applications

MOUNTAIN VIEW, Calif., Jan. 26, 2011 /PRNewswire/ -- Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced the immediate availability of the DesignWare® DDR PHY compiler, supporting DDR2, DDR3, LPDDR and LPDDR2 SDRAMs.

Kozio Introduces Free Use of kDiagnostics for PandaBoard

Enabling Mobile Device Developers to Explore and Have Full Access to their Boards

Longmont, Colo., January 26, 2011 - Kozio, Inc.

CAST adds H.264 Main Profile Video Encoder Core to Compression IP Family

January 26, 2011, Woodcliff Lake, NJ — Semiconductor intellectual property (IP) provider CAST, Inc. has expanded its suite of video and image compression IP with a new H.264 Main Profile Video Encoder core (http://www.cast-inc.com/ip-cores/video/h264-mp-e/).

Docea Power Joins Synopsys System-Level Catalyst Program

Joint solution provides system architects and power experts with framework for system level analysis and optimization of performance and power

Grenoble, France and Yokohama, Japan – January 26, 2011 –Docea Power, the design-for-low-power company that delivers software solutions for power and thermal analysis at the architectural level, announced today that it has joined the 

Tanner EDA to Address Some of the Key Challenges Facing Analog Designers at DesignCon 2011

MONROVIA, California – January 25, 2011 – At DesignCon 2011, Tanner EDA, the catalyst for innovation for the design, layout and verification of analog and mixed-signal integrated circuits (ICs), will continue their focus on accelerating analog design in a panel session on process design kits (PDKs) for analog designers and in a presentation on breaking through the analog IC layout design bottleneck. 

TI expands its MSP430™ MCU Value Line with 64 devices to give 8-bit developers more options with increased memory and capacitive touch capabilities

New ultra-low-power MSP430 Value Line MCUs enable more features in low-cost applications such as consumer, lighting and touch pads

DALLAS, TX (January 25, 2011) – Continuing its commitment to provide more low-cost options to 8-bit developers, Texas Instruments Incorporated (TI) (NYSE: TXN) today announced 64 new ultra-low-power MSP430 Value Line microcontrollers (MCUs) that offer 16-bit performance at an 8-bit price.

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook