Poll

What is your preferred platform for FPGA Design Flow ?
Windows
54%
Linux
37%
Solaris
1%
Mixed
3%
Other
1%
No preference
4%
Total votes: 4085

Zuken offers faster design and improved communications between logical design and PCB layout

October 6, 2011 ? Munich, Germany and Westford, MA, USA ? Zuken announces CADSTAR Placement Planner, which helps electronic engineers communicate their intent and provide guidance to the PCB designer more effectively, without time-consuming iterations that can cause unnecessary delays. Zuken developed Placement Planner, an add-on to CADSTAR Schematics, as a price-competitive solution in response to engineers who do not require full CADSTAR functionality.

Placement Planner helps improve design flow between logical design and PCB layout, whether conducting placement studies for space planning or defining the location of critical components. It also helps maintain the integrity of the original design intention.

Knorr-Bremse Rail Systems (UK) has reported that Placement Planner is delivering "a simple, streamlined solution which is helping its design engineers cut out some of the previously time-consuming iterations in board design and consolidate the number of tools being used".

Electronics engineers and PCB designers benefit from:

* Ability to define placement of critical components to optimize board performance and design space early in the design process
* Managing schematic and layout reuse blocks to improve design cycle time
* Defining constraints and high-speed requirements before layout to reduce costly iterations
* Easy verification through view and cross-probe between schematic and PCB design data
* Access to CADSTAR's many powerful placement features during schematic entry.

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

 

Check out FPGA related videos

Find Us On Facebook