Home
World's Largest FPGA/CPLD Portal


Verilog

VLSI Design Engineer ( Front End )

simosec's picture

PhD & Research profile, 3yrs experience with FPGAs for HPC and FPGA-based prototyping, parallel sw development C/C++ w/ Pthreads/MPI. Europe

Currently a PostDoc Researcher @ Pacific Northwest National Lab, Richland, WA, USA. Working on HPC architectures and FPGA-based ISA extensions for irregular applications (graph-based). Mainly working on massively multithreaded machines like the Cray XMT. I am also developing experience with other machines (Convey HC-1 for FPGA-based acceleration and Tilera Tile64).

Hardware Engineer VHDL PCB

Alexandros Liberakis

Address: 7 Chlois st, Date of Birth: 03/05/1980
P.Psychiko Marital status: Single
Attika Nationality: Greek
15452 Telephone: +306976420861
Greece Email: [email protected]
Military Service Obligations: Fulfilled
Education

Determistic & Challenging

                           &nbsp

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

Check out FPGA related videos

Find Us On Facebook