Currently a PostDoc Researcher @ Pacific Northwest National Lab, Richland, WA, USA. Working on HPC architectures and FPGA-based ISA extensions for irregular applications (graph-based). Mainly working on massively multithreaded machines like the Cray XMT. I am also developing experience with other machines (Convey HC-1 for FPGA-based acceleration and Tilera Tile64).