Home
World's Largest FPGA/CPLD Portal


PERL

Mahesh's Resume

Normal
0

false
false
false

ASIC/FPGA Design Engineer

Nandish B. Shah
Mountain View, CA 94040
[email protected];(213)618-1944

OBJECTIVE

Hardware Design Engineer

----------------------

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

Check out FPGA related videos

Find Us On Facebook