Home
World's Largest FPGA/CPLD Portal


Modelsim

hardware engineer

George Chatziparaskevas

  • Education

    • M.Sc. in Electronic and Computer Engineering

      GPA: 9.17/10. Department of Electronic and Computer Engineering - Technical University of Crete, Greece (2 years course 2009 - 2010).

Graduate M.Sc. Electronic and Computer Engineer Graduate, Xilinx, VHDL, Virtex-2 Pro and Virtex-5 Design, CPLD Design - Europe

Georgios-Grigorios Mplemenos
M.Sc. Electronic and Computer Engineer
____________________________________________________________________

Contact Information

Mahesh's Resume

Normal
0

false
false
false

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

Check out FPGA related videos

Find Us On Facebook