Home
World's Largest FPGA/CPLD Portal


ethernet

ASIC/FPGA Design Engineer

Nandish B. Shah
Mountain View, CA 94040
[email protected];(213)618-1944

OBJECTIVE

11 years experience, Verilog, VHDL, Xilinx Virtex-5 Design, HDTV/TDV, SMPTE

OBJECTIVE: A Senior Hardware Design Engineer position that utilizes my skills and technical background in electrical engineering

HIGHLIGHTS OF QUALIFICATION

Facebook  Twitter  Linkedin  Orkut  YouTube      RSS

Check out FPGA related videos

Find Us On Facebook