FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-15-2004, 03:28 PM
gvaglia
Guest
 
Posts: n/a
Default Xilinx Coregen - FIFO

Hi all!
I'm using ISE 6.1 and a Spartan3 fpga. Last day I tried to instantiate a
synchronous FIFO using Logicore.
When I use this instance in my design the beavioural simulation works
perfectly while the post-translate (and the others too) simulation
don't. Looking at the RTL schematic I saw that the vector output of the
instantiated fifo weren't connected with the output and with the other
elements in the design. I tried to instantiate other
memories...asynchronous fifo and so on but the problem is always the
same. What can I do?
The instantiated fifo working in a standalone manner (providing all
signal throug a testbench) work fine even in the post-translate.
Can you help me?
Thanks a lot
Guido

Inviato da www.mynewsgate.net
Reply With Quote
  #2 (permalink)  
Old 06-15-2004, 10:04 PM
Mike Treseler
Guest
 
Posts: n/a
Default Re: Xilinx Coregen - FIFO

"gvaglia" <8259invalid@mynewsgate.net> wrote in message news:<200406151428538259@mynewsgate.net>...
> Hi all!
> I'm using ISE 6.1 and a Spartan3 fpga. Last day I tried to instantiate a
> synchronous FIFO using Logicore.
> When I use this instance in my design the beavioural simulation works
> perfectly while the post-translate (and the others too) simulation
> don't. Looking at the RTL schematic I saw that the vector output of the
> instantiated fifo weren't connected with the output and with the other
> elements in the design. I tried to instantiate other
> memories...asynchronous fifo and so on but the problem is always the
> same. What can I do?


You could write your own code.

All you need is a head and tail counter,
and a dual address ram template something like:
------------------------------------
constant mem_size : natural := 2**add_length;
type mem_type is array (mem_size-1 downto 0) of
unsigned (dat_length-1 downto 0);
subtype ptr_type is unsigned(add_length-1 downto 0);
--...
begin
ram_access : process (clk) is
begin
if rising_edge(clk) then
if we = '1' then
mem(to_integer(push_tail_ptr)) <= data_i;
-- raw address
end if;
data_q <= mem(to_integer(pop_head_ptr));
-- mem data after pop low
end if;
end process ram_access;
-- ...
-------------------------------------
Increment the head for a push,
the tail for a pop or both for both.

See:
http://groups.google.com/groups?q=lpm+fifo+edif.org
for some fifo examples.

-- Mike Treseler
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Xilinx CoreGen fifo - ngdbuild error Markus Fras FPGA 3 03-12-2007 02:19 PM
Xilinx coregen fifo nbg2006@gmail.com FPGA 3 10-12-2006 06:31 PM
How to determine number of block rams in a Coregen Fifo rootz Verilog 4 06-11-2005 05:35 PM
Async FIFO coregen wizard Jim George FPGA 1 05-27-2005 08:48 PM
Generating Asynchronous FIFO in Block Memory of Sparatn-II in CoreGen Atif FPGA 0 09-03-2003 05:30 AM


All times are GMT +1. The time now is 05:51 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2010, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved