FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > VHDL
Warning: FlipFlops/Latches "/"ADR_reg<0>"/Q_reg" are set/reset by "". (FPGA-GSRMAP-14)

VHDL comp.lang.vhdl newsgroup / Usenet

LinkBack

Thread Tools

Display Modes

#1 (permalink)

11-18-2003, 12:28 AM

Martin Bammer

Guest

Posts: n/a

Warning: FlipFlops/Latches "/"ADR_reg<0>"/Q_reg" are set/reset by "". (FPGA-GSRMAP-14)

I'm working with Xilinx Foundation 2.1i and have to write a VHDL-Design
for a Spartan XCS30. I have some curious problems that I can't get rid of.

1)What means this line???????:
Warning: FlipFlops/Latches "/"ADR_reg<0>"/Q_reg" are set/reset by "".
(FPGA-GSRMAP-14)

I get warnings like the above for every signal I reset asynchronously.

2)When I use the STARTUP-component and reset the bus ADR with this signal
the warning disappears, BUT then the implementation process "optimizes"
nearly all my design away!!

Bookmarks

« Tool for connecting modules,download free,quick demo | Some help with Warp VHDL code »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
how to represent "inout" data type in testbenches in "verilog"	linuxczar	Verilog	2	03-21-2007 07:28 PM
Why do we need "check" "call" "misc" in PLI?	Lee	Verilog	1	05-17-2004 04:42 PM
"clean" or "unprotected" versions of AHDL2X, SYNTHX from Xilinx (ABL2XNF sub tools)	Bill Smith	FPGA	0	11-11-2003 12:17 AM
Re: MapLib:93 - Illegal LOC on symbol "clk.PAD" (pad signal=clk) or BUFGP symbol "u1" (output signal=u1), IPAD-IBUFG should only be LOC'd to GCLKIOB site."	Sandeep Kulkarni	FPGA	0	07-02-2003 12:35 PM

All times are GMT +1. The time now is 03:22 AM.