http://www.timingdesigner.com/
Somewhat expensive but very powerful, you can enter min/max delays and
constraints and it will show you graphically (or spreadsheet view) if
you meet timing, along with a bunch of other features.
It seems more suitable for board design, but could also be useful for
FPGAs/ASICs.