FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-20-2005, 08:01 AM
krby_xtrm
Guest
 
Posts: n/a
Default tool for drawing timing diagrams

anyone knows a software tool for drawing timing diagrams?

Reply With Quote
  #2 (permalink)  
Old 11-20-2005, 10:15 AM
Ralf Hildebrandt
Guest
 
Posts: n/a
Default Re: tool for drawing timing diagrams

krby_xtrm wrote:
> anyone knows a software tool for drawing timing diagrams?


I use xfig for documentation for this purpose. I would say every
vector-based painting tool would be ok.

Sometimes it is possible to just print the output of your waveform
display tool to a postscript file and use this for documentation.

Ralf
Reply With Quote
  #3 (permalink)  
Old 11-20-2005, 04:32 PM
Ajeetha
Guest
 
Posts: n/a
Default Re: tool for drawing timing diagrams

Hi,
Try:
http://www.timingtool.com/
http://www.clearthought.uk.com/featurelist.html

HTH
Ajeetha
www.noveldv.com

Reply With Quote
  #4 (permalink)  
Old 11-21-2005, 12:45 PM
Marcus Harnisch
Guest
 
Posts: n/a
Default Re: tool for drawing timing diagrams

Ralf Hildebrandt <[email protected]> writes:
> I use xfig for documentation for this purpose.


XFig's repetetive copy operation is great for the otherwise tedious
drawing of periodic signals such as clocks.

> Sometimes it is possible to just print the output of your waveform
> display tool to a postscript file and use this for documentation.


Aren't we supposed to finish documentation *before* starting to write
(never mind simulate) code?

-- Marcus
Reply With Quote
  #5 (permalink)  
Old 11-21-2005, 03:15 PM
jens
Guest
 
Posts: n/a
Default Re: tool for drawing timing diagrams

http://www.timingdesigner.com/

Somewhat expensive but very powerful, you can enter min/max delays and
constraints and it will show you graphically (or spreadsheet view) if
you meet timing, along with a bunch of other features.

It seems more suitable for board design, but could also be useful for
FPGAs/ASICs.

Reply With Quote
  #6 (permalink)  
Old 11-21-2005, 05:17 PM
Mike Treseler
Guest
 
Posts: n/a
Default Re: tool for drawing timing diagrams

Marcus Harnisch wrote:

> Aren't we supposed to finish documentation *before* starting to write
> (never mind simulate) code?


We're supposed to get the job done
and have it work. Style is secondary.
If I work top down only, I can't run
a sim until I'm almost done.

-- Mike Treseler
Reply With Quote
  #7 (permalink)  
Old 11-24-2005, 08:37 AM
Rolf Eike Beer
Guest
 
Posts: n/a
Default Re: tool for drawing timing diagrams

Von krby_xtrm:

> anyone knows a software tool for drawing timing diagrams?


For my diploma thesis I've used the latex package called "timing".

Eike
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Drawing timing-diagrams for documentation Sean Durkin FPGA 2 12-01-2007 08:58 PM
Xilinx document timing diagrams? motty FPGA 1 05-07-2006 02:01 AM
Software tools for architectural diagrams and for timing diagram entry? Telenochek FPGA 3 09-17-2005 10:01 PM
Free timing diagram drawing software Michael Chan FPGA 1 10-06-2003 01:15 AM


All times are GMT +1. The time now is 02:26 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved