FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-08-2003, 08:10 AM
Matt North
Guest
 
Posts: n/a
Default technology help

Hi,

Is there anyway you can read data back from a CPLD and reconstruct as VHDL,
i have a sneaky feeling that the answer is NO! one of the advantages of CPLD
programming being that third parties can not upload the code off the device
and steal intellectual property.

Most comments welcome.

Thanks,
Matt


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
synthesis in Synopsys for 0.13 technology A2500 Verilog 0 12-08-2006 11:42 AM
two professional technology forums water9580@yahoo.com Verilog 0 03-29-2006 03:57 PM
Technology News Wells FPGA 0 03-16-2005 09:35 AM
netlist - technology remapping valentin tihomirov FPGA 3 03-01-2004 06:56 PM


All times are GMT +1. The time now is 10:01 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2010, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved