FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-04-2006, 02:20 PM
Pleg
Guest
 
Posts: n/a
Default Simple way of connecting cellular automata?

Hi, I'm writing a little test program for an array of 64 cellular automata
for generating random numbers. The CA I've chosen has a connectivity of
{-7,0,11,17} with cyclic boundary conditions, that is, for example, the cell
number 20 has as input the outputs of cells {13,20,31,37}, and cell number
60 {53,60,7,13} (and so on for every cell). I'd rather not connect every
cell by hand, it'll be terribly tedious and easy to make mistakes
(expecially considering that this is just a test, and the real machine will
have 144 CA...)
So, is there an easy and automatic way of doing these connections?
In the test I wrote in C, the code was simply

for(j=0;j<L;j++){m_next[j]=rule50745(m[modulo(j-7)],m[j],m[modulo(j+11)],m[m
odulo(j+17)]);}

where "rule50745" is the rule for the next state and "modulo" is just

int modulo(int num){
int out=num;
if(num<0){out=num+L;}
else if(num>=L){out=num-L;}
return out;}


Any idea? Thx,


Pleg


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Cellular automata on a S3E SK checo FPGA 0 06-23-2008 07:17 AM
Regarding connecting two Ethernet Mac Phy Adnan FPGA 1 03-29-2007 05:06 PM
Connecting inouts rbn VHDL 4 04-15-2005 12:57 PM
connecting entities krishna FPGA 0 07-29-2004 09:04 AM
connecting tristates Johan Bernspång FPGA 1 01-06-2004 12:43 AM


All times are GMT +1. The time now is 02:45 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved