FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-05-2005, 09:49 AM
Skybuck Flying
Guest
 
Posts: n/a
Default Re: CPU <> Memory chip communication interface


"Skybuck Flying" <[email protected]> wrote in message news:...
>
> "Pooh Bear" <[email protected]> wrote in message
> news:[email protected]..
> >
> > Skybuck Flying wrote:
> >
> > > "Pooh Bear" <[email protected]> wrote in message
> > > news:[email protected]..
> > > >
> > > > Skybuck Flying wrote:
> > > >
> > > > > Nice introduction to signals across a wire.
> > > > >
> > > > >
> > >

>

http://penguin.dcs.bbk.ac.uk/academi...nous/index.php
> > > > >
> > > > > I never understood the difference between voltage and ampere... to

> bad
> > > this
> > > > > page doesn't discuss how ampere is related to voltage.

> (voltage<->ampere
> > > > > very confusing )
> > > >
> > > > That's pretty fundamental. The classic example is to compare

> electricity
> > > to water.
> > > >
> > > > Voltage is like water pressure - current is like water flow. With no
> > > pressure no water
> > > > flows. The larger the pipe ( less resistance to flow ) the more

water
> > > flows. In a similar
> > > > way, the less electrical resistance, the more Amps flow in a circuit

> for a
> > > given voltage.
> > >
> > > Does this mean a pipe diameter (of a certain material) always allows a
> > > certain maximum voltage ?
> > >
> > > So if the source of the voltage becomes to high the pipe blows ?

> >
> > That would be exceptional and irrelevant to any sensible understanding.
> >
> > I'm getting bored of your trolling now.....

>
> I am not trolling I am trying to understand it. But ok I can see how a

dirty
> mind might think that's funny.
>
> And in case you didn't understand that sentence here it is again:
>
> So if the pressure of source of the voltage becomes to high the pipe blows

?

Ok one more try:

So if the pressure of source of the voltage becomes to high the pipe blows
up ?

Bye,
Skybuck.


Reply With Quote
  #2 (permalink)  
Old 08-05-2005, 11:15 AM
Ken Hagan
Guest
 
Posts: n/a
Default Re: CPU <> Memory chip communication interface

Skybuck Flying wrote:
>
> Ok one more try:


If you aren't trolling, then might I suggest that the design of a
completely new computer architecture is probably beyond someone who
doesn't know about volts and amps. I'd guess about ten years of full
time study might be enough to raise your general level of knowledge
to a level at which the project wasn't a complete waste of everyone's
time. In the meantime, please understand that even with the best will
in the world (and whilst I may have been a little shirty yesterday,
others have certainly indulged you) you simply aren't credible as
an honest poster anymore.

> So if the pressure of source of the voltage becomes to high the pipe blows
> up ?


Yes.

> Bye,
> Skybuck.

Reply With Quote
  #3 (permalink)  
Old 08-05-2005, 01:10 PM
Skybuck Flying
Guest
 
Posts: n/a
Default Re: CPU <> Memory chip communication interface


"Ken Hagan" <[email protected]> wrote in message
news:dcvanf$ho3$1$[email protected]..
> Skybuck Flying wrote:
> >
> > Ok one more try:

>
> If you aren't trolling, then might I suggest that the design of a
> completely new computer architecture is probably beyond someone who
> doesn't know about volts and amps. I'd guess about ten years of full
> time study might be enough to raise your general level of knowledge
> to a level at which the project wasn't a complete waste of everyone's
> time. In the meantime, please understand that even with the best will
> in the world (and whilst I may have been a little shirty yesterday,
> others have certainly indulged you) you simply aren't credible as
> an honest poster anymore.
>
> > So if the pressure of source of the voltage becomes to high the pipe

blows
> > up ?

>
> Yes.


Well that wasn't so hard

Can you answer my other questions too, are did MIT dumb you down to much to
answer it ?

Bye,
Skybuck.


Reply With Quote
  #4 (permalink)  
Old 08-05-2005, 03:04 PM
Ken Hagan
Guest
 
Posts: n/a
Default Re: CPU <> Memory chip communication interface

Skybuck Flying wrote:
>
> Can you answer my other questions too, are did MIT dumb you down to much to
> answer it ?


I probably can, but you spelled "or" incorrectly and I've never been to
MIT and, to paraphrase Arthur C. Clarke, "Any sufficiently rude Usenet
poster is indistinguishable from a troll.".

> Bye,
> Skybuck.


Bye.
Reply With Quote
  #5 (permalink)  
Old 08-05-2005, 05:34 PM
Skybuck Flying
Guest
 
Posts: n/a
Default Re: CPU <> Memory chip communication interface

"Ken Hagan" <[email protected]> wrote in message
news:dcvo48$59e$1$[email protected]..
> Skybuck Flying wrote:
> >
> > Can you answer my other questions too, are did MIT dumb you down to much

to
> > answer it ?

>
> I probably can, but you spelled "or" incorrectly and I've never been to
> MIT and, to paraphrase Arthur C. Clarke, "Any sufficiently rude Usenet
> poster is indistinguishable from a troll.".


I had a feeling you weren't ever at MIT because you ain't dumbed down. It
was just a joke

Skybuck: "Having a conversation with a troll can be very usefull as well."

Thanks to a troll I found out my code is a universal code

How funny is that ?

Bye,
Skybuck


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Using Samsung DDR2 memory with Xilinx Memory Interface Generator (MIG) [email protected] FPGA 1 07-14-2006 04:01 PM
CPU <> Memory chip communication interface Skybuck Flying VHDL 10 08-19-2005 02:38 PM
Re: CPU <> Memory chip communication interface Skybuck Flying VHDL 5 08-05-2005 10:00 AM
Re: CPU <> Memory chip communication interface Skybuck Flying VHDL 1 08-05-2005 08:35 AM
Main memory <-> Cpu communication ? Skybuck Flying VHDL 2 08-02-2005 09:26 AM


All times are GMT +1. The time now is 02:57 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved