FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-05-2005, 07:54 AM
Skybuck Flying
Guest
 
Posts: n/a
Default Re: CPU <> Memory chip communication interface

Here is another nice advanced introduction to signals over wires or other
mediums:

http://www.analog.com/library/analog...3/mix_sig.html

It also mentions modulation. So maybe the ReadBit/WriteBit functions should
communicate
with another little communication chip on the cpu itself. So that the cpu
itself can simply communicatie with this little communication chip in a very
simple way. The communication chip can then communicate with the main memory
chip which might also have such a communication chip

Lol sounds a lot like athlon's x2 design... a cpu chip with another chip
inside it...

I have no idea what a north bridge and south bridge chip is... but could
this be the same design ?

Bye,
Skybuck.

"Skybuck Flying" <[email protected]> wrote in message news:...
> Nice introduction to signals across a wire.
>
>

http://penguin.dcs.bbk.ac.uk/academi...nous/index.php
>
> I never understood the difference between voltage and ampere... to bad

this
> page doesn't discuss how ampere is related to voltage. (voltage<->ampere
> very confusing )
>
> One thing I do understand now. The higher the voltage the higher the one


> (or maybe is ampere at work here as well ? )
>
> Another surprising things is +voltage is zero and -voltage is one. I
> would have done it the other way around... 1 is closer to positive so
> +voltage is 1 and -voltage is closer to zero so -voltage is 0.
>
> Bye,
> Skybuck.
>
>



Reply With Quote
  #2 (permalink)  
Old 08-05-2005, 08:35 AM
Pooh Bear
Guest
 
Posts: n/a
Default Re: CPU <> Memory chip communication interface


Skybuck Flying wrote:

> I have no idea what a north bridge and south bridge chip is... but could
> this be the same design ?


Yeah ! No surprise sunshine ! Why not simply do some self-study ? It worked for me.

Graham

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Using Samsung DDR2 memory with Xilinx Memory Interface Generator (MIG) [email protected] FPGA 1 07-14-2006 04:01 PM
CPU <> Memory chip communication interface Skybuck Flying VHDL 10 08-19-2005 02:38 PM
Re: CPU <> Memory chip communication interface Skybuck Flying VHDL 5 08-05-2005 10:00 AM
Main memory <-> Cpu communication ? Skybuck Flying VHDL 2 08-02-2005 09:26 AM
NV on-chip memory? Guy FPGA 42 10-04-2004 10:02 AM


All times are GMT +1. The time now is 02:55 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved