FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > VHDL
Petri Networks - dividers of N

VHDL comp.lang.vhdl newsgroup / Usenet

LinkBack

Thread Tools

Display Modes

#1 (permalink)

01-20-2007, 05:13 PM

Klawy

Guest

Posts: n/a

Petri Networks - dividers of N

How to make the dividers of N using Petri Networks. I mean, for
example: You put 6 at the begining of the network and you receive 2, 3,
6 as a result on the way out. I am using the Funsys software.
Any ideas?

Thank You

Bookmarks

« Birth date for VHDL 87 ? | vhdl simulator speed test »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Efficient clock dividers	Rob Gaddi	FPGA	2	11-14-2008 12:05 AM
Large unsigned dividers with limited clock cycles, how can I design it?	Mr. Ken	Verilog	2	09-11-2006 11:51 PM
cascaded dividers for dividing down clocks	anand	Verilog	1	08-16-2006 10:21 PM
flow based networks	viji_sandy	Verilog	0	10-28-2005 06:32 PM
flow based networks	viji_sandy	Verilog	0	10-28-2005 06:32 PM

All times are GMT +1. The time now is 01:50 AM.