FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > VHDL

VHDL comp.lang.vhdl newsgroup / Usenet

Reply
 
LinkBack Thread Tools Display Modes
  #26 (permalink)  
Old 07-08-2009, 01:31 AM
Andy Peters
Guest
 
Posts: n/a
Default Re: issue with Chipscope

On Jul 3, 3:52*am, steve <st...@aol.com> wrote:
> On Fri, 3 Jul 2009 18:38:25 +0800, Symon wrote
> (in article <h2kna0$m0...@news.eternal-september.org>):
>
> > Steve,
> > Use the 'core inserter' instead.
> > HTH., Syms.

>
> It is better you do not comment if you do not read the post.


I don't understand your comment, because Symon's suggestion is exactly
what I was thinking as I read through this thread.

I've never instantiated a chipscope core in any design. I've always
used the Core Inserter, which is actually one of Xilinx' better tools.
Its main benefits are:

a) you don't have to decide in advance what signals you will always
analyze. You do it after your coding is done.

b) It's not in your HDL at all, which helps if you'd like to simulate
or whatever.

c) When you're satisfied that the design is functioning, you simply
delete the core from your project and rebuild.

-a
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
chipscope pro [email protected] FPGA 0 07-25-2008 09:14 PM
Chipscope Inserter to Chipscope Analyzer Helmut FPGA 2 01-18-2008 03:38 PM
chipscope Roberto FPGA 4 11-07-2006 10:56 PM
ChipScope 7.1 w/ EDK 7.1 data port bit ordering issue Nju Njoroge FPGA 1 11-28-2005 11:34 PM
chipscope pro 6.3i clocking issue [email protected] FPGA 1 08-23-2005 07:50 AM


All times are GMT +1. The time now is 02:18 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved