FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > Verilog
working with byte length in VHDL

Verilog comp.lang.verilog newsgroup / usenet

LinkBack

Thread Tools

Display Modes

#1 (permalink)

04-21-2008, 08:50 AM

veeru

Guest

Posts: n/a

working with byte length in VHDL

Hello i am working on compression & decompression algorithm.
I have to work on 8 bits.
I am confused how to use textio by which i can read a complete text
file with it.
if u have a example code please post me.
Can anybody suggest me.
I also tried with verilog but $fgetc operand is not supported by my
simulator.

I am currenlty working on Xilinx ISE 9.2.

Please give a suggestion
Thanks
Sagar

Bookmarks

« reading a file in verilog | Can you make a vector of vectors? »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
VCS PLI: vpi_put_value not working	Yottameter	Verilog	2	08-20-2007 07:58 PM
Help: not quite working correctly.	Prime	Verilog	1	09-13-2005 11:16 PM
Old BYTE magazine GPIB to centronics printer interface	Bob S.	Verilog	4	10-31-2004 02:45 PM
huh?? compare problem with vector length??	JT	Verilog	3	10-24-2003 04:19 PM
Re: verilog instance name length	DSLuser	Verilog	0	06-28-2003 06:21 AM

All times are GMT +1. The time now is 02:20 AM.