FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-04-2004, 09:31 AM
krs
Guest
 
Posts: n/a
Default why ASIC designer should always think hardware

hi friends,

I have another question with me.

A good ASIC designer always ‘thinks’ Hardware.why it is
necessary for a designer to think this way.
even if we able to get the desired logic with more hardware the
synthesis tool will optimize it.
Then why do we have to think in terms of hardware.

I will be waiting for answers.


bye friends
ravi.


Reply With Quote
  #2 (permalink)  
Old 04-05-2004, 05:03 PM
Jim Lewis
Guest
 
Posts: n/a
Default Re: why ASIC designer should always think hardware

Ravi,
With an omnipotent synthesis tool, your assertion
is correct, however, one has yet to be written.

Combined with your other post, it makes me ask,
is this homework?

Cheers,
Jim

krs wrote:

> hi friends,
>
> I have another question with me.
>
> A good ASIC designer always ‘thinks’ Hardware.why it is
> necessary for a designer to think this way.
> even if we able to get the desired logic with more hardware the
> synthesis tool will optimize it.
> Then why do we have to think in terms of hardware.
>
> I will be waiting for answers.
>
>
> bye friends
> ravi.
>
>


--
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~
Jim Lewis
Director of Training mailto:[email protected]
SynthWorks Design Inc. http://www.SynthWorks.com
1-503-590-4787

Expert VHDL Training for Hardware Design and Verification
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~~~~~~~~~~~

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On



All times are GMT +1. The time now is 04:07 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved