FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-29-2008, 05:12 PM
[email protected]
Guest
 
Posts: n/a
Default What is a leading zero detector?

Didnt know where to post this but here goes

What is a leading zero detector?

Does it give you the number of most significant zero bits?

Eg x = 8'b 00010001

should it return 3?


Thanks
Reply With Quote
  #2 (permalink)  
Old 07-29-2008, 06:18 PM
John_H
Guest
 
Posts: n/a
Default Re: What is a leading zero detector?

[email protected] wrote:
> Didnt know where to post this but here goes
>
> What is a leading zero detector?
>
> Does it give you the number of most significant zero bits?
>
> Eg x = 8'b 00010001
>
> should it return 3?
>
>
> Thanks


Your question is vague because there is no standard for this
function. A "detector" usually indicates presence such that your
example would return "true." The common use, however, is a "leading
zero counter" which would return 3 but is a counter, not a detector.

You have to frame the answer within the context which you haven't
provided.

- John_H
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
sequence detector problem [email protected] Verilog 0 04-16-2007 03:26 AM
3 bit message detector Mahurshi Akilla Verilog 2 04-10-2007 05:27 AM
"alias" problem with `define in sequence detector Mahurshi Akilla Verilog 5 03-28-2006 09:42 AM
Leading Zero count DaveW Verilog 11 02-27-2004 01:04 AM


All times are GMT +1. The time now is 02:30 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved