FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-14-2005, 04:36 PM
chainastole
Guest
 
Posts: n/a
Default VirSim command line

Hello.
May I pass to VirSim the dumpfile "*.vpd" to be opened and the
configuration file "*.cfg" to open with through the VirSim run line,
instead of running VirSim and only after the VirSim hierarchy window
has been opened to open the above mentioned files. Something like that:
virsim -dump dump.vpd -cfg config.cfg
P.S. imagine that both files are already generated by vcs.

Reply With Quote
  #2 (permalink)  
Old 02-14-2005, 07:56 PM
Swapnajit Mittra
Guest
 
Posts: n/a
Default Re: VirSim command line

Yes. You can specify the dump ile and the config fille. The
first command that you need to know for all these is:

% virsim -help

--
SystemVerilog, DPI, Verilog PLI and all other good stuffs.
Project VeriPage: http://www.project-veripage.com
For subscribing to the mailing list:
<URL: http://www.project-veripage.com/list/?p=subscribe&id=1>

Reply With Quote
  #3 (permalink)  
Old 02-14-2005, 07:57 PM
Swapnajit Mittra
Guest
 
Posts: n/a
Default Re: VirSim command line

Yes. You can specify the dump file and the config file. The
first command that you need to know for all these is:

% virsim -help

--
SystemVerilog, DPI, Verilog PLI and all other good stuffs.
Project VeriPage: http://www.project-veripage.com
For subscribing to the mailing list:
<URL: http://www.project-veripage.com/list/?p=subscribe&id=1>

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
dw_prefer_mc_inside command in DC whizkid Verilog 1 10-29-2004 01:43 PM
Equivalent indent command for Verilog Javier Castillo Verilog 0 08-30-2004 07:07 PM


All times are GMT +1. The time now is 03:21 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved