FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-27-2004, 09:22 AM
pgh
Guest
 
Posts: n/a
Default Viewing Dump File(.vcd file)

Hi:
I would like to know what the contents of a dumpfile would be like. How
can I view the contents of a dump file in general. The simulator I am
using is Modelsim.How do I view the dumpfile in Modelsim.

Thanks in advance.
Sari.


Reply With Quote
  #2 (permalink)  
Old 10-27-2004, 09:31 AM
Allan Herriman
Guest
 
Posts: n/a
Default Re: Viewing Dump File(.vcd file)

On Wed, 27 Oct 2004 03:22:04 -0400, "pgh" <[email protected]> wrote:

>Hi:
>I would like to know what the contents of a dumpfile would be like. How
>can I view the contents of a dump file in general. The simulator I am
>using is Modelsim.How do I view the dumpfile in Modelsim.


A1: You should have a file called vcd2wlf.exe somewhere in the
Modelsim directory. It will convert your vcd to a wlf file, which can
be displayed by Modelsim.

A2: There are free vcd viewers such as gtkwave which will display the
vcd file directly.

A3: Why do you want to display a vcd file in Modelsim? If you want
to look at what's going on inside your design, you should just drag
that piece of the hierarchy into Modelsim's wave window. Using VCD
will slow your simulation and make it harder to view signals.

Regards,
Allan
Reply With Quote
  #3 (permalink)  
Old 10-27-2004, 09:59 AM
pgh
Guest
 
Posts: n/a
Default Re: Viewing Dump File(.vcd file)

Hi Allan:

Thankyou for ur reply.Ur answers helped me out with my question.
Iam new to Verilog and Iam learning stuff.And I came across dumpfile
concept so I was curious to see what the dump file would consist of.So I
ran a small program to create a dump file but could not open it.The reason
y I mentioned that I had Modelsim is cause that is the simulator Iam
using.I thgt that would matter to view the .vcd file.

Thankyou for ur answers.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Enhanced VCD file!! Pooja Maheshwari Verilog 2 05-26-2004 10:47 PM
C API's for SDF file Narendran Kumaraguru Nathan Verilog 1 05-14-2004 07:23 AM
C API's for VCD file Narendran Kumaraguru Nathan Verilog 5 05-13-2004 06:58 AM
Editing VCD file Robert Schopmeyer Verilog 0 12-19-2003 02:10 AM
editing a vcd file Narendran Kumaraguru Nathan Verilog 7 12-18-2003 08:12 PM


All times are GMT +1. The time now is 02:28 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved