FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-20-2004, 01:47 PM
rose
Guest
 
Posts: n/a
Default verilog -vpi problems

Hi All,

I am working in verilog-vpi using icarus tool.here i don't know how
to compile verilog vpi.i have already read that icarus vpi &vvp
manual.but i didn't get clear idea .can anyone explain me step by step
how to compile this one

here i followed some steps
1. iverilog-vpi pow_vpi.c
2.iverilog pow_test.v
3.vvp -dv -M c:\iverilog\bin -m pow_vpi.vpi
here i don't how to view the output?

thanks in advance
Reply With Quote
  #2 (permalink)  
Old 12-23-2004, 08:53 AM
Srinivasan Venkataramanan
Guest
 
Posts: n/a
Default Re: verilog -vpi problems

Hi,
I am not sure if I understand your quetion/issue well, let me try:

1. Did you use $display/$monitor in your Verilog code to print values
in-and-out of your $pow call?
2. Try using $dumpvars() and use Gtkwave to view waveform.

HTH,
Sri

--
Srinivasan Venkataramanan
Co-Author: SystemVerilog Assertions Handbook, http://www.abv-sva.org
Co-Author: Using PSL/SUGAR for Formal and Dynamic Verification 2nd Edition.
http://www.noveldv.com
I own my words and not my employer, unless specifically mentioned
"rose" <[email protected]> wrote in message
news:[email protected] om...
> Hi All,
>
> I am working in verilog-vpi using icarus tool.here i don't know how
> to compile verilog vpi.i have already read that icarus vpi &vvp
> manual.but i didn't get clear idea .can anyone explain me step by step
> how to compile this one
>
> here i followed some steps
> 1. iverilog-vpi pow_vpi.c
> 2.iverilog pow_test.v
> 3.vvp -dv -M c:\iverilog\bin -m pow_vpi.vpi
> here i don't how to view the output?
>
> thanks in advance



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
problems with `include and other related stuff DW Verilog 1 06-17-2004 05:29 PM
Problems building SystemPerl maybe due to Verilog-Perl Fred Ma Verilog 0 03-06-2004 12:31 PM
Problems in programming Vending Machine duffer Verilog 1 01-27-2004 05:33 PM
Signal Driving problems Norman Yang Verilog 1 12-09-2003 02:16 PM
Nested generate statement problems Douglas Maxwell Verilog 1 08-12-2003 02:21 PM


All times are GMT +1. The time now is 01:41 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved