 |
FPGA CentralWorld's 1st FPGA Portal |
|
|
|
|||||||
| Verilog comp.lang.verilog newsgroup / usenet |
|
|
|
 |
|
|
LinkBack | Thread Tools | Display Modes |
04-30-2007, 06:25 PM
|
|||
|
|||
Re: Is it there any free tools for drawing Block level connection and FSM?
On Apr 28, 11:24 pm, Enchanter <ensoul.magaz...@gmail.com> wrote:
> Is it there any free tools for drawing Block level connection and FSM? > > Thanks I've done a lot with Inkscape, but that's a general tool for vector graphics. 
|
|
05-01-2007, 02:32 AM
|
|||
|
|||
|
Re: Is it there any free tools for drawing Block level connection and FSM?
On Apr 30, 12:25 pm, lingwitt <lingw...@gmail.com> wrote:
> On Apr 28, 11:24 pm, Enchanter <ensoul.magaz...@gmail.com> wrote: > > > Is it there any free tools for drawing Block level connection and FSM? > > > Thanks > > I've done a lot with Inkscape, but that's a general tool for vector > graphics. For FSMs in particular, I've found the dot graph language useful: http://graphviz.org/
|
|
| Bookmarks |
| Thread Tools | |
| Display Modes | |
Linear Mode
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Xilinx Synthesis, Top Level missing a Block in schematic | Mirza.AR | Verilog | 0 | 03-19-2007 01:13 PM |
| cross-connection matrix | Andy Luotto | Verilog | 7 | 09-22-2006 09:43 AM |
| System-level Verification vs Module-level verification | Neeraj | Verilog | 2 | 12-18-2004 01:46 PM |
| port connection problem | Rain Adelbert | Verilog | 3 | 04-02-2004 08:58 AM |
| newbie question: free Verilog tools for Win32? | John | Verilog | 2 | 12-04-2003 08:12 AM |
All times are GMT +1. The time now is 03:52 AM.
