FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-16-2007, 02:48 AM
Jake
Guest
 
Posts: n/a
Default Text-based stimulus in AMS

Hi,

I run AMS from the ADE, and I like this system a lot. However, I want
to be able to include a file that contains that stimuli for my design,
rather than using explicit voltage sources in the schematic. Does
anyone know how to do this? I know I could create a symbol that wraps
around a netlist, but this seems like a bit of a hassle. Any
suggestions?

Thanks,
Jake

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
EVENT based and CYCLE based Hemanth Verilog 4 10-26-2006 07:12 AM
text to binary raghu Verilog 5 10-02-2006 06:39 AM
Stimulus provided on Active Ege or Inactive Edge from Testbench [email protected] Verilog 1 12-07-2005 04:19 AM
Text Editor for Verilog (also C, PERL, VHDL) A Verilog 12 04-29-2005 12:02 AM
Re: UltraEdit Re: Text Editor for Verilog (also C, PERL, VHDL) Pablo Bleyer Kocik Verilog 0 08-18-2004 10:04 PM


All times are GMT +1. The time now is 01:53 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved