 |
FPGA CentralWorld's 1st FPGA Portal |
|
|
|
|||||||
| Verilog comp.lang.verilog newsgroup / usenet |
|
|
|
 |
|
|
LinkBack | Thread Tools | Display Modes |
02-09-2010, 09:57 PM
|
|||
|
|||
Re: T1 Superframe Synchronizer...
On Feb 5, 4:58*am, Samrat V <samratv...@gmail.com> wrote:
> How do I design T1 superframe synchronizer ? I'm guessing that you want to design one in Verilog because you posted here. It's so simple! Step 1: Learn something about T1 superframes. You can start here: <http://www.techfest.com/networking/wan/t1.htm>, and just google for more. Step 2: Learn something about Verilog. You can start here: <http:// www.asic-world.com/verilog/veritut.html>, and just google for more. Step 3: Design a T1 suprtframe synchronizer. Hope That Helps  AL 
|
|
| Bookmarks |
«
Buy Hydrocodone Cod Hydrocodone Without Prescription Overnight Shipping
|
getting least significant bits out of register
»
| Thread Tools | |
| Display Modes | |
Linear Mode
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| synchronizer in verilog | Amir | Verilog | 2 | 11-28-2007 05:24 PM |
| 8 PSK bit synchronizer | patrick.melet@dmradiocom.fr | DSP | 0 | 01-26-2007 10:36 AM |
| 2 FF synchronizer | himassk | FPGA | 3 | 09-08-2006 02:19 AM |
| 2 FF synchronizer | himassk | Verilog | 1 | 09-07-2006 05:56 PM |
| DSP to DSP Synchronizer | Texas Longhorns | DSP | 0 | 03-02-2004 05:59 AM |
All times are GMT +1. The time now is 12:24 PM.
