FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > Verilog
SystemVerilog Interprocess Communication: Project VeriPage Update

Verilog comp.lang.verilog newsgroup / usenet

LinkBack

Thread Tools

Display Modes

#1 (permalink)

11-23-2004, 02:36 AM

Swapnajit Mittra

Guest

Posts: n/a

SystemVerilog Interprocess Communication: Project VeriPage Update

The feature article for Project VeriPage this month
is 'SystemVerilog Interprocess Communication and
Synchronization.' It discusses about semaphores and
mailboxes and how to use them in verification
environment.

Go to http://www.project-veripage.com and click
on the link under 'What's New' section.

You can subscribe to Project VeriPage monthly
mailing list by clicking on the following link.
http://www.project-veripage.com/list/?p=subscribe&id=1

Bookmarks

« NEW ARM + XILINX MEGAGATE FPGA DEVELOPMENT PLATFORM | War on Terrorism Videos! Frontline Videos, www.worldterrorismwatch.com »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
ANN: Project VeriPage explains SystemVerilog Class Datatype	Swapnajit Mittra	Verilog	0	10-21-2004 08:55 AM
ANN: SystemVerilog DPI Tutorial on Project VeriPage	Swapnajit Mittra	Verilog	0	09-21-2004 07:24 AM
ANN: Project VeriPage Updates	Swapnajit Mittra	Verilog	0	09-03-2004 01:15 AM
ANN: Project VeriPage Updated	Swapnajit Mittra	Verilog	0	08-01-2004 07:28 AM
EDA tool for testing HDL designs (new update)	vladimir	Verilog	0	02-12-2004 07:38 PM

All times are GMT +1. The time now is 03:42 AM.