FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > Verilog
Refresh rate of DDR-SDRAM

Verilog comp.lang.verilog newsgroup / usenet

LinkBack

Thread Tools

Display Modes

#1 (permalink)

01-06-2005, 10:18 AM

Raghavendra

Guest

Posts: n/a

Refresh rate of DDR-SDRAM

HI all,
I wanted to know about how refersh rate is calculated.Average
Refresh rate for 256Mb is 7.8u & for 128 Mb it is 15 us.I read in a
doc that its 64ms/No.of rows.I read in a document that 8 auto-refresh
commands can be posted to SDRAM to improve scheduling of tasks.
There are two timing parameters
1.Refresh to refresh command interval
2.Average periodic refresh interval.

How are they related.

Please somebody clear my doubt..

Thanks in advance,
Raghavnedra.S

Bookmarks

« AHB VHDL code | HDL Chip Design (VHDL and Verilog) by Douglas Smith »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Question about SDRAM timing parameters!	Vick	Verilog	1	01-04-2005 07:14 AM
SRAM signals to SDRAM Controller ! Any ideas..	Vick	Verilog	0	11-30-2004 07:06 AM
Verilog -SRAM to be able to Read and Write SDRAM	Vick	Verilog	1	11-09-2004 05:36 PM
DDR/SDR-SDRAM Bank Switching Doubt	Abdul K Shaik	Verilog	3	10-02-2003 08:29 AM
Bit Error Rate ..Implementation...	Debashish	Verilog	0	09-28-2003 07:28 AM

All times are GMT +1. The time now is 01:47 AM.