FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > Verilog
Re: VHDL boolean representation

Verilog comp.lang.verilog newsgroup / usenet

LinkBack

Thread Tools

Display Modes

#1 (permalink)

06-24-2005, 05:13 AM

Ira Baxter

Guest

Posts: n/a

Re: VHDL boolean representation

"Hendrik Greving" <[email protected]> wrote in message
news:[email protected]..

> does someone know by any chance a (free) VHDL parser/compiler which is
> able to produce boolean expressions from VHDL code?

Not free, but able to extract arbitrary well-structured code fragments
(including booleans).
Can even apply boolean equational operations (composition, simplification).
Options to process Verilog, SystemVerilog, VHDL, and SystemC.
See http://www.semdesigns.com/Products/FrontEnds/index.html

--
Ira D. Baxter, Ph.D., CTO 512-250-1018
Semantic Designs, Inc. www.semdesigns.com

Bookmarks

« How do I convert a polynomial into a parallel scrambler formula? | Doubt in verilog Vpi function »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
boolean equations	Hendrik Greving	Verilog	1	06-19-2005 11:48 PM
Algorithm to generate boolean function by using Karnaugh map	Eric K.	Verilog	11	04-27-2005 06:26 PM
Negative number representation in verilog	endmodule	Verilog	0	03-06-2004 10:26 AM

All times are GMT +1. The time now is 04:36 AM.