FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-29-2004, 04:08 PM
whizkid
Guest
 
Posts: n/a
Default Power estimation with power compiler.

HI all,
I have a doubt regarding usage of power compiler. The power reported
depends on the time for which the simulation is done.How long shud we
run the simulation for estimating the power with power compiler.


4 eg....if i run the simulation for 1s power reoprted is 45mW , for 2s
75mw..
Reply With Quote
  #2 (permalink)  
Old 11-04-2004, 10:06 PM
Przemyslaw Bazarnik
Guest
 
Posts: n/a
Default Re: Power estimation with power compiler.

PowerCompiler power analysis is dynamic so it depends on the
simulation data,
i.e. actual values of the signals.

If your circuit signals toggling rates change after 1s (say they do on
average more 0<->1 switching per second) then the power results will
obviously be different.

You should try to use stimulus which is the most representative of the
signals real life circuit is going to process.
Random sequences should be a good worst case for most of the circuits.




[email protected] (whizkid) wrote in message news:<[email protected] com>...
> HI all,
> I have a doubt regarding usage of power compiler. The power reported
> depends on the time for which the simulation is done.How long shud we
> run the simulation for estimating the power with power compiler.
>
>
> 4 eg....if i run the simulation for 1s power reoprted is 45mW , for 2s
> 75mw..

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Power estimation Sathyanarayan B Verilog 4 08-27-2004 11:54 PM
RTL power estimation Sathyanarayan B Verilog 1 06-01-2004 08:58 AM
Power estimation Sathyanarayan B Verilog 0 05-28-2004 09:48 AM
Power estimation for Synopsys Designware IP [email protected] Verilog 0 04-28-2004 06:29 PM
Verilog based power estimation tools KaRtiK Verilog 0 04-27-2004 09:33 PM


All times are GMT +1. The time now is 04:41 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved