FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > Verilog
Performance modeling

Verilog comp.lang.verilog newsgroup / usenet

#1 (permalink)

11-19-2005, 02:24 AM

viji_sandy

Guest

Posts: n/a

Performance modeling

Hi Everyone,

I have seen c/c++ used widely for this, but anyone want to add anything
to this list and why??

Thanks

Bookmarks

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Modeling two dimensional circuits	vssumesh	Verilog	4	08-08-2005 09:23 PM
Modeling large memories in Verilog	TMU	Verilog	4	06-10-2005 02:02 AM
Modeling a DSP baseband generator	[email protected]	Verilog	1	04-14-2005 11:50 PM
Bidirectional Bus delay modeling	David Kepley	Verilog	0	11-30-2004 05:31 AM
High Performance Register File	mr_camel	Verilog	3	04-29-2004 03:01 AM

All times are GMT +1. The time now is 01:36 AM.