FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-12-2005, 05:36 PM
Olivier FAURAX
Guest
 
Posts: n/a
Default [OT] bit-flip with NCSim

Sorry for off-topic but i really need help (and i don't know where to
find help).

How can I do a bit-flip on a value such as "\G/tmp[0]" ?

I can do it on a "simple" name such as "reset" :
deposit reset = [expr ~#reset] -after 0 ns -relative

I tried :
deposit {\G/tmp[0] } = [expr ~#{\G/tmp[0] }] -after 0 ns -relative
>


I get the ">" you see above. I tried to escape some character ("\\G...")
but I didn't find any solution.
The manual doesn't help at all.

Thanks in advance
Olivier
Reply With Quote
  #2 (permalink)  
Old 09-12-2005, 11:28 PM
[email protected]
Guest
 
Posts: n/a
Default Re: bit-flip with NCSim

I asked someone, and they gave me two solutions.

You can escape every abnormal character in the name with a backslash
(including the opening backslash and closing space). This would be
rather unwieldy for your name: "\\G\/tmp\[0\]\ ".

Or you can use a super-escape of an @ character followed by enclosing
the escaped name in curly braces: "@{\G/tmp[0] }"

Alternately, you can use @_ if you need to allow curly braces in the
name, to tell it to terminate on a space. With VHDL you can use @\ in
the same situation to tell it to terminate on a backslash.

Reply With Quote
  #3 (permalink)  
Old 09-12-2005, 11:35 PM
[email protected]
Guest
 
Posts: n/a
Default Re: bit-flip with NCSim

In case that wasn't clear, the simplest full solution would be

deposit {\G/tmp[0] } = [expr ~#@{\G/tmp[0] }]

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Primitive JK flip flop nezhate Verilog 5 09-10-2005 01:15 AM
equivalent of -G to vsim for ncsim kk Verilog 6 04-30-2005 06:12 PM
ncsim and signal labeling andy Verilog 1 10-26-2004 10:40 AM
D flip-flop T. J. Lo Verilog 0 03-06-2004 12:55 PM
4 bit divisor with flip-flop ? eric Verilog 15 02-05-2004 04:31 AM


All times are GMT +1. The time now is 03:03 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved