FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-25-2005, 08:41 AM
evan
Guest
 
Posts: n/a
Default nios-convert

Nios-convert is causing me grief.

I am converting a 2249kB srec to a .mif but getting the following error
message:

nios-convert A.srec c:\B.mif
Out of memory!

Does anyone know why this is occuring? I am working on a fairly decent
machine. The .mif turns out (when it was working) to be around 7500kB.

Evan

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Simvision, how may I make it automatically convert a VCD file into TRN? Kelvin Verilog 5 11-22-2004 02:11 AM
How to convert Verilog to VHDL? Verilog 3 11-04-2003 02:26 PM


All times are GMT +1. The time now is 01:12 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved