FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-28-2008, 06:35 PM
[email protected]
Guest
 
Posts: n/a
Default how to import fpga pin groups?

When you import a pin assignment file in Quartus, pin group names are
not read.
Quartus assignes its own group names.

Does anyone know how to avoid this?

Example
I have the following line in the assignment file,
AF4,,DataCtrlIO[10],Bidir,3.3-V LVTTL,,,,,DEMOD,,PAD433,13,
the group name is DEMOD

This does not appear in the pin assignment editor.

Thanks

Reply With Quote
  #2 (permalink)  
Old 07-28-2008, 09:59 PM
Mike Treseler
Guest
 
Posts: n/a
Default Re: how to import fpga pin groups?

[email protected] wrote:
> When you import a pin assignment file in Quartus, pin group names are
> not read.


If I say Assignment, Pins, I get a table with column headings.
If I say File, Export, CVS from there I get something like this:

# Generated on: Mon Jul 28 12:42:05 2008
# Note: The column header names should not be changed if you wish to
import this .csv file into the Quartus II software.

To,Direction,Location,Reserved,Group,I/O Bank,I/O Standard,CurrentStrength

bitstream,Input,,,,,3.3-V LVTTL,16mA
crc32not16,Input,,,,,3.3-V LVTTL,16mA
eop,Output,,,,,3.3-V LVTTL,16mA
error_code.abort,Output,,,,,3.3-V LVTTL,16mA
error_code.fcs,Output,,,,,3.3-V LVTTL,16mA
error_code.long,Output,,,,,3.3-V LVTTL,16mA
error_code.misalign,Output,,,,,3.3-V LVTTL,16mA
error_code.none,Output,,,,,3.3-V LVTTL,16mA
error_code.short,Output,,,,,3.3-V LVTTL,16mA
frame_loss,Output,,,,,3.3-V LVTTL,16mA
max_frame_usr[13],Input,,,max_frame_usr[13..0],,3.3-V LVTTL,16mA
max_frame_usr[12],Input,,,max_frame_usr[13..0],,3.3-V LVTTL,16mA
....

Looks to me like you have different columns.
Does Altera still answer the phones?

-- Mike
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
FPGA Central eNewsletter - LinkedIn, Write Articles, Post FREE Jobs,FPGA for Mobiles [email protected] Verilog 0 07-24-2008 09:36 PM
Urgent - Import .fx file into quartus [email protected] Verilog 1 07-21-2008 07:08 PM
SV: How to "import" an interface into a module w/o `include? mrfirmware Verilog 12 09-12-2007 06:36 PM


All times are GMT +1. The time now is 04:20 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved