FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > Verilog
DivX specification

Verilog comp.lang.verilog newsgroup / usenet

LinkBack

Thread Tools

Display Modes

#1 (permalink)

09-04-2006, 12:37 AM

Jerry Johns

Guest

Posts: n/a

DivX specification

Hello folks,
I was wondering if anyone knew how to get a hands on
the divX decoder specification? (complete math algos)..i was evaluating
the feasibility of doing this on an fpga

Bookmarks

« generated clocks | Assign statements in my synthesized circuit? »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
wish list - register width specification	Robert Finch	Verilog	3	09-08-2005 03:02 PM
Inconsistency With Format Specification with $display and $sformat	Russell Fredrickson	Verilog	5	09-30-2004 08:09 PM

All times are GMT +1. The time now is 09:13 PM.