FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > Verilog

Verilog comp.lang.verilog newsgroup / usenet

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-25-2007, 05:35 PM
SB
Guest
 
Posts: n/a
Default accuracy of $bitstoreal and $realtobits

Hi there

Is there anyway to increase the accuracy of the $bitstoreal and
$realtobits function?

I am finding that 64 bits is not sufficient for what I need.

Cheers
SB
Reply With Quote
  #2 (permalink)  
Old 11-26-2007, 03:19 AM
Stephen Williams
Guest
 
Posts: n/a
Default Re: accuracy of $bitstoreal and $realtobits

-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

SB wrote:
> Hi there
>
> Is there anyway to increase the accuracy of the $bitstoreal and
> $realtobits function?
>
> I am finding that 64 bits is not sufficient for what I need.


These use the accuracy of the underlying floating point represen-
tation (C double) for the system you are using. It is tied to the
implementation of "real" that your Verilog compiler is using, so
it makes no sense to change the "accuracy" of $bitstoreal--it is
already perfect accuracy, given the implementation of "real" on
your compiler.

- --
Steve Williams "The woods are lovely, dark and deep.
steve at icarus.com But I have promises to keep,
http://www.icarus.com and lines to code before I sleep,
http://www.picturel.com And lines to code before I sleep."
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.2 (GNU/Linux)
Comment: Using GnuPG with SUSE - http://enigmail.mozdev.org

iD8DBQFHSi1HrPt1Sc2b3ikRAjwcAJ4uH9GGypH1G9mNMrUun0 Gd6JnW+QCeKtwu
MY1BXcpG9FnJmV3hXKMLA6c=
=No4p
-----END PGP SIGNATURE-----
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
why does bitstoreal function return these weird values... [email protected] Verilog 4 05-17-2007 10:21 PM


All times are GMT +1. The time now is 04:34 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved