FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > si-list

si-list si-list mailer

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-12-2009, 08:22 AM
Salman Jiva
Guest
 
Posts: n/a
Default [SI-LIST] Transceiver Design Workshop with Dr. Eric Bogatin - April 2, 2009

Designing for high-speed serial links?

Attend Altera's free, practical workshop to learn important silicon, board, and system solutions you'll need to design for high-speed serial links at your desired bit-error rate. Test drive our systems through a hands-on signal integrity tutorial with real silicon and design exercises.

Special presentation by Dr. Eric Bogatin
Title: Impact of Return Current Discontinuities on 10 Gbps High Speed Serial Links

You'll also learn:
-High-speed channel design techniques and guidelines for optimal transceiver signal integrity.
-The impact of power distribution networks (PDN) and decoupling strategies.
-System design solutions, including power design tradeoffs, transceiver simulations and high speed measurement techniques.
-Protocol offerings including PCI Express.
-The breakdown of jitter and its impact on your system.

Where: Altera HQ, 101 Innovation Dr, San Jose 95134
When: Thursday, April 2, 2009 - 8:30am
Contact: Salman Jiva, sjiva (AT) altera (DOT) com
Registration: http://www.altera.com/sjworkshop
Sign up today, as space is limited. Lunch will be provided.

Partners include:
Arrow
Cadence
Linear Technologies
Mentor Graphics
Octera Solutions
Tektronix

Salman Jiva
Altera Corporation
Technical Marketing Manager
High End FPGAs


Confidentiality Notice.
This message may contain information that is confidential or otherwise protected from disclosure. If you are not the intended recipient, you are hereby notified that any use, disclosure, dissemination, distribution, or copying of this message, or any attachments, is strictly prohibited. If you have received this message in error, please advise the sender by reply e-mail, and delete the message and any attachments. Thank you.

------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
CFP with extended deadline of Mar. 17, 2009: The 2009 InternationalConference on Computer Design (CDES'09), USA, July 13-16, 2009 A. M. G. Solo FPGA 0 03-09-2009 06:28 AM
[SI-LIST] IBIS Summit at DesignCon 2009 Presentations On-line! Mirmak, Michael si-list 0 02-06-2009 02:34 AM
CFP: The 2009 International Conference on Computer Design (CDES'09),USA, July 13-16, 2009 A. M. G. Solo FPGA 0 01-11-2009 08:27 AM
Workshop "Medical Imaging Systems" within EUROMEDIA 2009 – Announce & Call for Papers [email protected] DSP 0 01-03-2009 12:53 AM
question on ofdm transceiver front end design. philgo DSP 1 08-18-2006 11:38 PM


All times are GMT +1. The time now is 03:45 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved