FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > si-list

si-list si-list mailer

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-04-2009, 08:06 PM
Luong
Guest
 
Posts: n/a
Default [SI-LIST] Senior Signal Integrity opening with Juniper Networks (Sunnyvale, CA)

Hi here at Juniper Networks (Sunnyvale, CA) we have a Senior Staff Signal
Integrity opening
with our Foundation Technologies Business Unit. Below is a job description,
so if you’re interested
or have any questions, please direct your resume or questions to the contact
below. Thanks
for your time.
Juniper Networks
Sunnyvale, CA
LuongH (AT) Juniper (DOT) net
408.936.7419 (office)

---


Senior Staff Signal Integrity Engineer (Sunnyvale, CA)

Lead the design and development and innovation of system technology
(serdes, optics, packaging, boards, clocks, connectors)
and advance Juniper's competitive technology across multiple business
platforms.

Candidate have thorough knowledge of system interconnect technology,
serdes modeling, capable of working on issues that impact future
concepts, products and technologies. Able to define technical issues
from abstract concepts, help lead definition of product design
standards and techniques, advise team and management on technology
decisions and trends.

Good oral and written and presentation communication skills. Team player,
willing to take on a variety of projects, good listening skills, self
motivator, teach and mentor others in the group.

------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
[SI-LIST] Central Pennsylvania's Third Symposium on Signal Integrity Clewell, Craig si-list 0 03-02-2009 07:41 PM
[SI-LIST] Errata for "Timing Analysis for Signal Integrity Engineers" Gregory R Edlund si-list 2 02-27-2009 06:10 PM
[SI-LIST] Signal integrity and package design job at Global Unichip. San Jose, CA [email protected] si-list 0 02-17-2009 02:24 AM
[SI-LIST] signal integrity position available in San Jose, CA area Daniel Lambalot si-list 0 02-08-2009 07:08 AM
Opening for Senior Level Design Test Engineer Ram FPGA 0 09-13-2007 07:09 AM


All times are GMT +1. The time now is 02:58 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved