FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > si-list

si-list si-list mailer

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-12-2009, 07:54 PM
sunil bharadwaz
Guest
 
Posts: n/a
Default [SI-LIST] rush of current at power on

Hi ,
we are designing a Communication system (Microprocessor , VHF Transceiver , Clock
circuitry , digital logic & etc).

We are seeing some peak currents at power on for few tens of microsec.We are seeing
about 900 mA of current at the power on before it settles to normal levels.

*where as in normal operation we are seeing about 200 mA which is correct.

Pls see if you any inputs to mitigate this effect apart from using some Inductors
in the input supply path.

regards
Sunil bharadwaz.




------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
  #2 (permalink)  
Old 03-13-2009, 06:40 AM
Aravind Sandeep
Guest
 
Posts: n/a
Default [SI-LIST] Re: rush of current at power on

Hi Sunil,
Perhaps you are alluding to the concept called Inrush current, issue
associated with any electronic designs
Inrush current or input surge current refers to the maximum, instantaneous
input
current drawn by any Electronic design.This is because the capacitor offer
very less impedance when
immediately after the input voltage is connected.

There are several component options available to limit inrush current .The
two most common alternatives are the use of NTC (Negative Temperature
Coefficient) thermistors or various forms of active circuits.

Thank You,
Aravind

On Thu, Mar 12, 2009 at 10:54 AM, sunil bharadwaz <sunil_bharadwaz (AT) yahoo (DOT) com
> wrote:


> Hi ,
> we are designing a Communication system (Microprocessor , VHF Transceiver ,
> Clock
> circuitry , digital logic & etc).
>
> We are seeing some peak currents at power on for few tens of microsec.We
> are seeing
> about 900 mA of current at the power on before it settles to normal levels.
>
> where as in normal operation we are seeing about 200 mA which is correct.
>
> Pls see if you any inputs to mitigate this effect apart from using some
> Inductors
> in the input supply path.
>
> regards
> Sunil bharadwaz.
>
>
>
>
> ------------------------------------------------------------------
> To unsubscribe from si-list:
> si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field
>
> or to administer your membership from a web page, go to:
> http://www.freelists.org/webpage/si-list
>
> For help:
> si-list-request (AT) freelists (DOT) org with 'help' in the Subject field
>
>
> List technical documents are available at:
> http://www.si-list.net
>
> List archives are viewable at:
> http://www.freelists.org/archives/si-list
> or at our remote archives:
> http://groups.yahoo.com/group/si-list/messages
> Old (prior to June 6, 2001) list archives are viewable at:
> http://www.qsl.net/wb6tpu
>
>
>



------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
[SI-LIST] Re: Switching power supply Vs. Linear power supply for Processor Core and IO Bharathi si-list 0 03-10-2009 05:11 AM
[SI-LIST] March 2009 Technical Tidbit - Current Probes, More Useful Than YouThink - Part 3 Doug Smith si-list 0 03-04-2009 08:35 AM
[SI-LIST] Current Mode Compensation for DC/DC Buck Regulators Avtaar Singh si-list 4 02-20-2009 11:05 PM
Virtex-4 inrush power-on current MM FPGA 10 04-28-2008 10:57 PM
ACEX (EP1K) Power-Up Current rickman FPGA 1 07-04-2003 01:57 AM


All times are GMT +1. The time now is 02:34 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved